



₹. .

Fig. 1







3. ...

Fig. 3A

Ė





ਜ਼ੇ...

Fig. 3C

Ė




Fig. 3D




Fig. 4A





Fig. 4B

-329

```
ENTITY FXUCHK IS
                                            IN std_ulogic:
              PORT(
                        SIN
                                            IN std ulogic:
                        Q IN
                                            IN std ulogic:
                        RIN
                                                                                 450
                                            IN std ulogic:
                        clock
                                            OUT std ulogic_vector(0 to 1);
                        fails
                                            OUT std ulogic_vector(0 to 2);
                        counts
                                            OUT std ulogic vector(0 to 1);
                        harvests
                    );
        -!! BEGIN
         -!! Design Entity: FXU;
        -!! Inputs
        -!! S IN
                                   B.C.S;
        -!! Q_IN
                                   A.Q;
        --!! R IN
                                   R;
        -!! CLOCK
                                   clock;
         --!! End Inputs
         -!! Fail Outputs;
         -!! 0 : "Fail message for failure event 0";
                                                                                           440
         -!! 1 : "Fail message for failure event 1";
                                                          -451
        L!! End Fail Outputs;
         -!! Count Outputs;
         -!! 0 : <event0> clock;
        -!! 1 : <event1 > clock;
        -!! 2: <event2> clock;
         --!! End Count Outputs;
         —!! Harvest Outputs;
        -!! 0 : "Message for harvest event 0";
-!! 1 : "Message for harvest event 1";
         -!! End Harvest Outputs;
457 < -!! End;
         ARCHITECTURE example of FXUCHK IS
         BEGIN
              ... HDL code for entity body section ...
         END;
```

₹-

Fig. 4C







Fig. 4T



š

Fig. 5A






Fig. 5B



£







Fig. 7



FI6. 8

(Prior Ant)

(Prior Art)


entity Frm Is PORT (... ports for outity Ism. ARCHETECTURE FSM of FSM IS BEGIN ... HOL code For Form and restof the entity ... fsm-state(0 to 2) = ... signal 801. --!! Embedded F5m: example F5m; --!! clock : (F5m_clock); state_vector state- encost arcs end Fon;

FI6, 88

entity FSM: FSM Hexampletim : town

FI6. 9

count. event_1108]; . count . event _ 112 801 event_1124_in 1108__iv



Entity X Is
PORT (
ARCHITECTURE example OF X IS
PEGIW
HOL CODE FOR X
CHULCOVE TO X X
Y:Y
$ \begin{array}{c} A & C & \dots \\ B & B & C & \dots \\ C & C & C & \dots \end{array} $
! [count, countnamed, clock] <= Y. P; \$ 1230 !! GEY. [Bl. count. count] AND A; \$1232 !! [fail, Failmened; fail msg]] + = Q XOR B; \$ 1239 !! [harvest, harvestnamed, "harvest msg"] K= B ANDC; 31236
END
FIG. 128

